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Recursive All-Lag Reference-Code Correlators
Tung-Sang Ng, Kun-Wah Yip, and Chin-Long Cheng
Abstract—An all-lag reference-code correlator generates an all-lag even-
or odd-correlation vector at a rate equal to the rate of incoming data sam-
ples. Direct implementation of an all-lag reference-code correlator requires
parallel correlators, and the resultant degree of complexity is of the
order , where is the length of the reference code. This paper derives
two recursive forms for all-lag reference-code correlators. One generates
all-lag even correlation and the other one generates all-lag odd correlation.
It is shown that the proposed recursive all-lag reference-code correlator can
be implemented with a complexity approximately equal to that of a single
parallel correlator. That is, the degree of complexity of the proposed recur-
sive all-lag reference-code correlator is of the order . Thus, substantial
reduction in the implementation complexity is achieved.
Index Terms—All-lag reference-code correlator, bank of serial correla-
tors, low-complexity implementation, parallel correlator, recursive rela-
tionship, serial correlator, spread spectrum.
I. INTRODUCTION
Correlators are widely used in applications involving signals that are
formed by periodic repetition of reference codes with or without data
modulation. The signals may be further corrupted by noise and var-
ious kinds of interference. Depending on applications, the reference
code can be a pseudonoise sequence, a sampled sinusoidal wave or,
in fact, any arbitrary sequence of data. As a particular example, the
reference code in a direct-sequence spread-spectrum (DSSS) system
is a pseudonoise spreading sequence. DSSS techniques [1], [2] have
applications in many areas such as multiple-access data communica-
tions, secure communications, channel sounding, ranging and target
identification using radars or sonars, and navigation using global po-
sitioning system (GPS). A correlator is required in a DSSS receiver
to initially acquire the incoming DSSS signal. It is also used to per-
form other functions such as code tracking, symbol and carrier clock
recovery, demodulation of information symbols embedded in a DSSS
signal, and channel estimation.
In this paper, we are concerned with all-lag reference-code cor-
relators. An all-lag reference-code correlator correlates a stream
of data samples fdng with 0; 1; . . . ; N   1 lags of a length-N
reference code sequence fc0; c1; . . . ; cN 1g and thereby produces a
stream of all-lag even-correlation vectors frng or a stream of all-lag
odd-correlation vectors frng at a rate equal to the rate of incoming
data samples. In this context, rn = [r0;n; r1;n; . . . ; rN 1;n]T and
rn = [r0;n; r1;n; . . . ; rN 1;n]
T are given by
rn = Cdn (1)
and
rn = Cdn (2)
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respectively, where
C =
c0 c1 c2    cN 2 cN 1
cN 1 c0 c1    cN 3 cN 2
cN 2 cN 1 c0    cN 4 cN 3
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
c2 c3 c4    c0 c1
c1 c2 c3    cN 1 c0
(3)
and
C =
c0 c1 c2    cN 2 cN 1
 cN 1 c0 c1    cN 3 cN 2
 cN 2  cN 1 c0    cN 4 cN 3
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
 c2  c3  c4    c0 c1
 c1  c2  c3     cN 1 c0
(4)
are N  N matrices, and
dn = dn (N 1); dn (N 2); . . . ; dn 1; dn
T (5)
is a data vector containing N most-recent data samples. Note that the
subindex m of rm;n and rm;n refers to a lag of the reference code
sequence while the second subindex n is time. For a description of
even- and odd-correlation functions, interested readers may refer to [3]
and [4], and the references therein.
In the following, we shall show that all-lag reference-code correla-
tors can be used to generate outputs of serial correlators, parallel cor-
relators, and banks of serial correlators, the latter three types of corre-
lators being commonly used in practical situations [5]–[13]. A serial
correlator produces one correlation output every N data samples. Its
outputs can be obtained from an all-lag reference-code correlator by
r0;ns, n being a multiple of N . A parallel correlator provides more
correlation information. It correlates the N most-recent data samples
with the reference code and yields one correlation result at each sam-
pling instant. In this regard, the correlation outputs are produced at the
same rate as the incoming data samples. The outputs of a parallel cor-
relator are therefore obtained by r0;ns where n is an integer. A bank of
serial correlators consists of N serial correlators and is used for corre-
lating a sequence of N data samples, wherein the other sequence used
for correlation in the nth serial correlator n = 0; 1; . . . ; N   1 is the
reference code cyclic-shifted withn shifts. Hence, the outputs of a bank
of serial correlators can be obtained by rns where n is a multiple of N .
Interest in all-lag reference-code correlators arises because they pro-
vide more correlation information than the above three types of cor-
relators. The additional correlation information provided by an all-lag
reference-code correlator, when processed, can be utilized for various
purposes, for example, faster acquisition and more robust channel esti-
mation. In Section II, we shall further elaborate the application advan-
tages of all-lag reference-code correlators.
Direct implementation of an all-lag reference-code correlator is by
means ofN parallel correlators, where themth parallel correlatorm =
0; 1; . . . ; N 1 correlates a block of data samples given by dn with the
sequence taken from themth row ofC orC according to whether even-
or odd-correlation values are to be generated, and produces a sequence
of correlation results frm;ng or frm;ng at a rate of one result per sam-
pling instant. A practical method to implement a parallel correlator is
based on the systolic array architecture [5], [6]. Fig. 1 depicts such a
parallel correlator for generating, as an example fr0;ng and Table I lists
the required numbers of multipliers, adders, etc., for implementing a
1057–7130/00$10.00 © 2000 IEEE
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Fig. 1. Parallel correlator.
TABLE I
IMPLEMENTATION COMPLEXITY OF VARIOUS CORRELATORS
parallel correlator. It is apparent that a parallel correlator comprises N
multipliers, N   1 adders, and N   1 storage elements, so that the de-
gree of implementation complexity is of the order N . Since an all-lag
reference-code correlator implemented using the direct approach com-
prises N parallel correlators, the degree of implementation complexity
is of the order N2. The resultant implementation complexity is espe-
cially significant when the reference-code length N is large.
Previous research effort has been devoted to minimize the imple-
mentation complexity of a parallel correlator for some special cases
[14]–[17]. However, techniques directed to the reduction of implemen-
tation complexity for an all-lag reference-code correlator in general
have not appeared in the previous literature. The objective of the present
work is to develop a low-complexity architecture for an all-lag refer-
ence-code correlator. Based on (1) and (2), we derive two recursive
forms, one for even and another one for odd correlations. All-lag refer-
ence-code correlators that are realized by these recursive relationships
are referred to as recursive all-lag reference-code correlators. In this
paper, we show that they can be efficiently realized with a complexity
approximately equal to that of a single parallel correlator. That is, the
resultant implementation complexity is of the order N . This result en-
ables system designers to utilize all-lag correlation information while
keeping the implementation cost low.
The rest of the paper is organized as follows. Recursive forms for
all-lag reference-code correlators that generate frng and frng are de-
rived in Sections III and IV, respectively. Implementation aspects of
recursive all-lag reference-code correlators are also discussed. Conclu-
sions are drawn in Section V.
II. ADVANTAGES OF ALL-LAG CORRELATORS
We shall illustrate the advantages of all-lag correlators by consid-
ering the acquisition process of a DSSS signal [18]. In particular, we
shall indicate the advantages of using all-lag correlators over using par-
allel correlators.
Consider first the case of using a parallel correlator which correlates
a sequence of DSSS signal samples fdng with a reference code fcng
and generates a sequence of correlation values fung at a rate equal to
the rate of incoming signal samples, where
un = c0dn (N 1) + c1dn (N 2) + c2dn (N 3)
+   + cN 2dn 1 + cN 1dn (6)
is the correlation result obtained at the nth sampling instant. The ref-
erence-code length N is normally selected such that it is equal to the
length of the spreading sequence multiplied by the number of sam-
ples per chip. Before acquisition, the DSSS signal is not code-aligned
with the receiver’s copy of the reference code sequence. Since the ref-
erence-code length is N , we can code-align, or acquire, the incoming
DSSS signal at the receiver by computing N correlation values cor-
responding to the correlation of the signal with 0; 1; . . . ; N   1 lags
(or delays) of the reference code. The receiver is therefore required to
compute
un = c0dn (N 1) + c1dn (N 2) + c2dn (N 3)
+   + cN 2dn 1+ cN 1dn
un+1 = c0dn (N 2) + c1dn (N 3) + c2dn (N 4)
+   + cN 2dn + cN 1dn+1
un+2 = c0dn (N 3) + c1dn (N 4) + c2dn (N 5)
+   + cN 2dn+1 + cN 1dn+2
.
.
.
un+N 2 = c0dn 1 + c1dn + c2dn+1
+   + cN 2dn+N 3 + cN 1dn+N 2
un+N 1 = c0dn + c1dn+1 + c2dn+2
+   + cN 2dn+N 2 + cN 1dn+N 1 (7)
and the acquisition circuit determines which one of these values has the
largest magnitude. Acquisition is declared on the time position where
the largest magnitude occurs. Notice that 2N   1 data samples are
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involved so that the time required to complete the acquisition process
is 2N   1 sampling periods.
In the absence of data modulation embedded in the DSSS
signal, the signal is a periodic repetition of the reference
code sequence. The intended information contained in signal
samples dn+1; dn+2; . . . ; dn+N 1 is also contained in
dn (N 1); dn (N 2); . . . ; dn 1, respectively, so that (7) can be
expressed as
un = c0dn (N 1) + c1dn (N 2) + c2dn (N 3)
+   + cN 2dn 1 + cN 1dn
un+1 = c0dn (N 2) + c1dn (N 3) + c2dn (N 4)
+   + cN 2dn + cN 1dn (N 1)
un+2 = c0dn (N 3) + c1dn (N 4) + c2dn (N 5)
+   + cN 2dn (N 1) + cN 1dn (N 2)
.
.
.
un+N 2 = c0dn 1 + c1dn + c2dn+(N 1)
+   + cN 2dn 3 + cN 1dn 2
un+N 1 = c0dn + c1dn (N 1) + c2dn (N 2)
+   + cN 2dn 2 + cN 1dn 1: (8)
Thus, computation of un; un+1; . . . ; un+N 1 is equivalent to com-
puting rn given by (1). Rapid acquisition of the incoming DSSS signal
is achieved by locating the time position having the largest magnitude
among rm;n; m = 0; 1; . . . ; N   1. It is apparent that acquisition of
a DSSS signal by using rn can be achieved in a duration of N con-
secutive sampling periods while acquisition using a parallel correlator
involves a larger data block of 2N 1 samples. All-lag correlators thus
enable faster acquisition of DSSS signals.
In the presence of antipodal data modulation, that is, when the sym-
bols are either +1 or  1, successive symbols may or may not have a
transition in polarity. When successive data symbols contained in DSSS
signal samples dn (N 1); dn (N 2); . . . ; dn+N 1 have the same
sign, it is easy to show that computation of un; un+1; . . . ; un+N 1
is equivalent to the computation of rn. Acquisition is declared
at the time position having the largest magnitude among rm;n;
m = 0; 1; . . . ; N   1. When successive data symbols are opposite
in sign, using only the information contained in rn is not sufficient
for acquisition unless data transition occurs at the 0th-lag position, a
condition that does not occur frequently. To achieve rapid acquisition,
we make use of the information provided by both rn and rn. In case
successive data symbols are opposite in sign, the correlation peak
among rm;n; m = 0; 1; . . . ; N   1, is located where data transition
occurs because of an intentional reversal of sign during correlation
of the signal as seen from (2). Therefore, a data-modulated DSSS
signal can be acquired by locating the time position having the largest
magnitude among the elements of rn and rn. Note that acquisition
can be accomplished when rn and rn are available, that is, after N
signal samples are obtained. On the other hand, acquisition using a
parallel correlator requires a longer time of 2N   1 sampling periods.
Other applications wherein the all-lag reference-code correlator has
an advantage over the parallel correlator include the following exam-
ples.
• In mobile communications, estimation of the impulse response
of a multipath fading channel is often required at the receiver in
order to enhance the system performance. When a parallel corre-
lator is used, correlation results obtained at successive sampling
instants constitute a channel estimate. Obtaining these correlation
results involves more than N data samples. On the other hand,
the information of the whole channel estimate is contained in rn,
wherein the peaks appeared in the elements of rn correspond
to the multipaths. Only N data samples are involved. Thus, an
all-lag correlator is faster than a parallel correlator in channel es-
timation. In addition, the channel estimate can be obtained more
directly and more conveniently from a knowledge of rn. More
frequent update of channel estimates is also made possible, which
improves the receiver performance in response to rapidly varying
channels.
• By processing the additional correlation information provided by
an all-lag reference-code correlator, both acquisition and channel
estimation can be made more robust to noise and interference than
using a parallel correlator.
• Code tracking and automatic frequency control in DSSS receivers
can be made easier and can be enhanced by more frequent adjust-
ments.
III. RECURSIVE ALL-LAG REFERENCE-CODE CORRELATOR FOR
GENERATING fr
n
g
Define an N  N shift matrix
S =
0 1 0 0    0 0
0 0 1 0    0 0
0 0 0 1    0 0
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
0 0 0 0    0 1
1 0 0 0    0 0
: (9)
This shift matrix performs a linear transformation on a length-N
column vector by cyclically shifting up the elements in the vector by
one step. This transformation can be realized in practice by using an
end-around shift register. Since cyclically shifting a length-N vector
for N steps reproduces the original vector, it follows that
S
N = I (10)
where I is an N  N identity matrix.
The desired recursive form for rn is obtained by expressing
rn in terms of rn 1. Let cm be the mth column1 of C where
m = 0; 1; . . . ; N   1. That is,
cm = [cm; cm 1; . . . ; c1; c0; cN 1; cN 2; . . . ; cm+2; cm+1]
T
: (11)
It is easy to verify that
cN 1 = Sc0
cm 1 = Scm; m = 1; 2; . . . ; N   1: (12)
Since C = [c0 c1 . . . cN 1], it follows that (1) can be expressed as
rn =
N 1
m=0
dn+m (N 1)cm: (13)
Setting m0 = m + 1 in (13), we find that
rn = dncN 1 +
N 1
m =1
dn 1+m  (N 1)cm  1: (14)
1Throughout this paper, the left uppermost element of a matrix is assigned an
index (0, 0) rather than the usual index (1, 1).
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Applying (12) to this expression gives
rn = dncN 1 + S
N 1
m =1
dn 1+m  (N 1)cm
+ dn N(Sc0   cN 1): (15)
Noting that rn 1 = N 1m =0 dn 1+m  (N 1)cm as seen from (13),
we arrive at the desired recursive form
rn = Srn 1 + (dn   dn N)cN 1: (16)
Based on a knowledge of rn 1, one can generate rn by this recursive
relationship. Note that Srn 1 is an end-around rotation of rn 1. As
(16) is a recursive equation only, it remains to find the initial condition
that makes (16) and (1) yield the same result. Repeated application of
(16) for N times followed by applying (10) and (12) gives
rn = rn N +C(dn   dn N): (17)
Without loss of generality, we assume that signal samples dns are
only available for n = 1; 2; 3; . . . and that it is desired to generate
rN ; rN+1; rN+2; . . .. If we provide an initial condition that r0 = 0
and d0 = d 1 =    = d
 (N 1) = 0, then (17) becomes identical to
(1) for n = N . Based on a valid result of rN , one can compute rn;
n > N , by using (16). Note that intermediate results r1; r2; . . . ; rN 1
are not valid.
The number of arithmetic operations of the recursion for each itera-
tion can easily be observed to be one subtraction, N additions, and N
multiplications. Based on the recursive relationship of (16), the recur-
sive all-lag reference-code correlator that generates frng can be con-
structed as depicted in Fig. 2. It requires a length-N shift register to
store the input signal samples, and output storage to store the N cor-
relation results for the previous sampling instant, a negator, N multi-
pliers and N + 1 two-input adders. Notice that prior to operation, the
values stored in the shift register and in the output storage are initial-
ized to zero. Table I summarizes the required numbers of components
for implementing this recursive all-lag reference-code correlator. The
numbers of components for an all-lag correlator directly implemented
byN parallel correlators are also listed for reference. It is apparent that
the order of implementation complexity is reduced fromN2 toN when
the recursive form is used. Comparing with corresponding numbers of
components for realizing a parallel correlator as listed also in Table I,
one immediately finds that implementation complexity of a recursive
all-lag reference-code correlator that generates frng is approximately
the same as that of a conventional parallel correlator. In particular, the
degrees of complexity of both correlators are of the order N .
IV. RECURSIVE ALL-LAG REFERENCE-CODE CORRELATOR FOR
GENERATING frng
We proceed to derive the recursive formula for computing rn based
on the same steps as in deriving the one for rn in Section III. Define
an N  N shift matrix
S =
0 1 0 0    0 0
0 0 1 0    0 0
0 0 0 1    0 0
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
0 0 0 0    0 1
 1 0 0 0    0 0
(18)
Fig. 2. Recursive all-lag reference-code correlator that generates a sequence
of all-lag even-correlation vectors fr g.
which performs a linear transform on a length-N column vector by
cyclically shifting up the elements by one step and reversing the sign
of the resultant lowest element. This transform is realized in practice
by an inverting end-around shift register. It is easy to show that
S
N =  I: (19)
Let cm denote themth column ofC form = 0; 1; . . . ; N 1, namely,
cm = [cm; cm 1; . . . ; c1; c0; cN 1;
 cN 2; . . . ; cm+2; cm+1]
T
: (20)
It can be easily shown that
cN 1 =  Sc0
cm 1 = Scm; m = 1; 2; . . . ; N   1: (21)
Since C = [c0 c1 . . . cN 1], we can express (2) as
rn =
N 1
m=0
dn+m (N 1)cm (22)
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Fig. 3. Recursive all-lag reference-code correlator that generates a sequence
of all-lag odd-correlation vectors fr g.
so that
rn = dncN 1 +
N 1
m =1
dn 1+m  (N 1)cm  1: (23)
Applying (21) to the last expression yields
rn = dncN 1 + S
N 1
m =1
dn 1+m  (N 1)cm
+ dn N(Sc0 + cN 1): (24)
It follows that the recursive relationship is given by
rn = Srn 1 + (dn + dn N)cN 1 (25)
which enables generation of rn based on rn 1. Notice thatSrn 1 is an
inverting end-around rotation of rn 1. The initial condition is derived
as follows. Repeated application of (25) for N times followed by an
application of (19) and (21) yields
rn =  rn N +C(dn + dn N): (26)
Again, assume that signal samples, dns, are only available for n =
1; 2; 3; . . . and that we want to generate rN ; rN+1; rN+2; . . .. It is easy
to identify the desired initial condition to be r0 = 0 and d0 = d 1 =
   = d
 (N 1) = 0, so that (26) and (2) become identical for n = N .
The recursive formula (25) can be used thereafter to generate rn; n >
N .
Fig. 3 shows a recursive all-lag reference-code correlator that gener-
ates frng and that is constructed according to (25). It is apparent that
implementation of this correlator requires a length-N shift register for
storing the input signal sequence, N storage elements to retain the cor-
relation results, a negator, N multipliers and N + 1 two-input adders.
Again, values in the shift register and the output storage are reset to
zero prior to operation. Table I lists the required numbers of compo-
nents for realizing this recursive correlator, along with those results for
other correlators. It is shown that a substantial reduction of implemen-
tation complexity is obtained when the recursive form, rather than the
direct-implementation method, is employed. Results of Table I also in-
dicate that this recursive correlator is of the order N in the implemen-
tation complexity, the same order as that of a parallel correlator.
V. CONCLUSION
Recursive forms for generating all-lag correlation sequences frng
and frng have been derived. It has been shown that using these recur-
sive forms, all-lag reference-code correlators can be implemented with
a complexity approximately the same as that of a conventional parallel
correlator. Degrees of implementation complexity for recursive all-lag
reference-code correlators have therefore been reduced substantially
from order N2 to order N .
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A Systematic Approach in Constructing Fully Differential
Amplifiers
Gonggui Xu and Sherif H. K. Embabi
Abstract—Based on constructing the Common Mode Feedback path to
be topologically similar to the differential mode path, a systematic mapping
approach for deriving a fully differential amplifier, from its single ended
counterpart, is presented. The motivation, usage and efficiency of the pro-
posed approach is demonstrated by two examples.
I. INTRODUCTION
In integrated circuit design, fully differential amplifiers are popular
because they have better Power Supply Rejection Ratio (PSRR)
than their single ended counterparts. For high gain fully differential
amplifiers, an internal Common Mode Feedback (CMFB) path must
be added to establish a common mode (i.e. average) output voltage
over all working frequencies. Two tasks exist in the construction of
a CMFB path: how to generate a CMFB control signal, and where
to inject the CMFB control signal back to the biasing. The CMFB
control signal can be generated either by a continuous-time approach
or by a switched-capacitor approach, the detailed discussion can be
found in [1]. In this paper, our discussion is restricted to the injection
of the continuous-time CMFB control signal back into the differential
mode path.
Some multi-stage fully differential amplifier topologies can be found
in the literature [2], [3]. It’s interesting to see that in both topologies,
the CMFB control signal is injected back into the first stage. Is there
any particular reason that the first stage is preferred over other stages?
How is the CMFB path compensated? In this paper, we will try to an-
swer above questions and a systematic approach for constructing fully
differential amplifiers will be formulated.
The rest of the paper is organized as follows. In Section II, a two-
stage Miller amplifier will be used as an example to present the moti-
vation and procedure of the proposed approach. In Section III, a more
complicated four-stage amplifier topology is used as another example
to verify the effciency of the proposed approach. The conclusion is
given in Section IV.
II. MOTIVATION AND PROCEDURE
The two-stage Miller amplifier, shown in Fig. 1, will be considered
to discuss the properties of fully differential amplifiers and the CMFB
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path requirement. The CMFB control signalVctrl in Fig. 1 is injected
back into the first stage of the two differential channels, as in [2], [3].
The reasons for that is discussed next.
When the circuit, shown in Fig. 1, operates in the differential mode,
there is no common mode variation and the CMFB circuit can be ig-
nored. The differential mode small signal model for one channel can
be depicted as in Fig. 2, where gm1 and gm2 are transconductances of
transistors M1(M2) and M9(M10) respectively. The CMFB path of Fig.
1 consists of two parts: from the average output Vcm (point a) to the
feedback control signalVctrl (point b) and fromVctrl (point b) to the
two amplifier outputs (point c). The first part (from a to b) has much
larger bandwidth and smaller DC gain (approximately  1 if properly
designed). Most of the CMFB frequency characteristics is determined
by the second part (from b to c). The single channel small signal model
of the second part is shown in Fig. 3 where gmc and gm2 are transcon-
ductances of transistors M3(M4) and M9(M10), respectively.
Comparing Fig. 3 with Fig. 2, one can see that two small signal
models share the same compensation capacitor Cm and gm2 stage,
hence are topologically similar. This is an important observation. The
similarity of the topologies leads to a stable CMFB path if the differ-
ential mode path is stable. This can be explained by their transfer func-
tions which are given by:
Vout
Vctrl
=
 gmcCms+ gmcgm2
s2CmCL + sCmgm2 + go1go2
(1)
Vout
Vin
=
 gm1Cms+ gm1gm2
s2CmCL + sCmgm2 + go1go2
(2)
where, go1 and go2 are total output conductances at nodeV1 andVout,
respectively. Notice that above two equations are very similar, actually
the denominators are the same. Equation (1) shows that a high CMFB
gain (gmcgm2=go1go2) and a large CMFB bandwidth (gmc=Cm) are
achieved.
The gain and bandwidth requirements for CMFB paths depend
on the amplifier’s common mode/power supply gain and bandwidth.
For example, in the circuit shown in Fig. 1, a differential pair is
used in the input stage and hence the circuit’s common mode has a
small gain (approximately gobgm2=go1go2) and a small bandwidth
(approximately gob=Cm), where gob is the output conductance of
bias current source transistors M5 & M6; also the noise from this
circuit’s positive power supply is only amplified by a small gain
(approximately gmgm2=go1go2) and it has a small bandwidth
(approximately gm=Cm), where gm is the gm process mismatch
between load transistor M3 and M4. Therefore, the corresponding
CMFB path gain and bandwidth can be small. But, on the other hand,
high CMFB path gain gives more accurate common mode bias and
large CMFB bandwidth improves the PSRR at high frequencies.
Therefore, a high CMFB gain and a large CMFB bandwidth are
always preferred whenever they are achievable (sometimes they come
for free and can be well-compensated when the differential mode
path is shared). This is the case in the circuit of Fig. 1 and it has a
high CMFB gain and a large CMFB bandwidth which is achieved by
injecting the CMFB control signal back to the first stage.
The above discussion applies not only to the two-stage Miller ampli-
fier but also to the more general fully differential amplifiers including
the multi-stage amplifiers in [2], [3]. This explains why in all of these
fully differential amplifiers, the CMFB control signal is injected back
into the first stage.
The concept of sharing and topology similarity also allow for devel-
oping a systematic approach to construct fully differential amplifiers.
It will be demonstrated that the circuit shown in Fig. 1 can be derived
1057–7130/00$10.00 © 2000 IEEE
